fpga can be implemented using advanced encryption standard algorithm

this paper mainly focused on implementation of aes encryption and decryption standard aes-128. all the transformations of both encryption and decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. this method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theaes inversesub bytes module and inverse mix columns module. as the s -box is implemented bylook-up-table in this design, the chip area and power can still be optimized. the new mixcolumn transformation improves the performance of the inverse cipher and also reduces thecomplexity of the system that supports the inverse cipher. as a result this transformation hasrelatively low relevant diffusion power .this allows for scaling of the architecture towardsvulnerable portable and cost-sensitive communications devices in consumer and militaryapplications.